RISC-V vector instructions are not tied to register size.

		f00zz on Aug 10, 2021 \| parent \| context \| favorite \| on: Three Fundamental Flaws of SIMD RISC-V vector instructions are not tied to register size.